# LH521007A

# CMOS 128K $\times$ 8 Static RAM

## FEATURES

- Fast Access Times: 17/20/25 ns
- Two Chip Enable Controls
- Low-Power Standby When Deselected
- TTL Compatible I/O
- 5 V ±10% Supply
- Fully-Static Operation
- 2 V Data Retention
- Package: 32-Pin, 400-mil SOJ

## FUNCTIONAL DESCRIPTION

The LH521007A is a high-speed 1,048,576-bit static RAM organized as  $128K \times 8$ . A fast, efficient design is obtained with a CMOS periphery and a matrix constructed with polysilicon load memory cells.

This RAM is fully static in operation. The Chip Enables  $(\overline{E}_1, E_2)$  permit Read and Write operations when active  $(\overline{E}_1 = LOW \text{ and } E_2 = HIGH)$  or place the RAM in a low-power standby mode when inactive  $(\overline{E}_1 = HIGH \text{ or } E_2 = LOW)$ . Standby power drops to its lowest level when all inputs are stable and are at CMOS levels, while the chip is in standby mode.

Write cycles occur when both Chip Enables and Write Enable are active. Data is transferred from the DQ pins to the memory location specified by the 17 address lines. The proper use of the Output Enable control  $(\overline{G})$  can prevent bus contention. When both Chip Enables are active and  $\overline{W}$  is inactive, a static Read will occur at the memory location specified by the address lines.  $\overline{G}$  must be brought LOW to enable the outputs. Since the device is fully static in operation, new Read cycles can be performed by simply changing the address.

High-frequency design techniques should be employed to obtain the best performance from this device. Solid, low-impedance power and ground planes, with high-frequency decoupling capacitors, are recommended. Series termination of the inputs should be considered when transmission line effects occur.

## **PIN CONNECTIONS**




Figure 1. Pin Connections for SOJ Package




Figure 2. LH521007A Block Diagram

## TRUTH TABLE

Ē1	E2	G	W	MODE	DQ	lcc
Н	Х	Х	Х	Standby	High-Z	Standby
Х	L	Х	Х	Standby	High-Z	Standby
L	Н	Н	Н	Read	High-Z	Active
L	Н	L	Н	Read	Data Out	Active
L	Н	Х	L	Write	Data In	Active

#### NOTE:

X = Don't Care, L = LOW, H = HIGH

## **PIN DESCRIPTIONS**

PIN	DESCRIPTION		
A0-A16	Address Inputs		
$DQ_1 - DQ_8$	Data Inputs/Outputs		
$\overline{E}_1, E_2$	Chip Enable input		
G	Output Enable input		
W	Write Enable input		
V <sub>CC</sub>	Positive Power Supply		
Vss	Ground		

# ABSOLUTE MAXIMUM RATINGS<sup>1</sup>

PARAMETER	RATING			
Vcc to Vss Potential	–0.5 V to 7 V			
Input Voltage Range	-0.5 V to V <sub>CC</sub> + 0.5 V			
DC Output Current <sup>2</sup>	± 40 mA			
Storage Temperature Range	–65°C to 150°C			
Power Dissipation (Package Limit)	1.0 W			

NOTES:

1. Stresses greater than those listed under 'Absolute Maximum Ratings' may cause permanent damage to the device. This is a stress rating for transient conditions only. Functional operation of the device at these or any other conditions above those indicated in the 'Operating Range' of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. Outputs should not be shorted for more than 30 seconds. No more than one output should be shorted at any time.

# **OPERATING RANGES**

SYMBOL	PARAMETER	MIN	ТҮР	MAX	UNIT	
T <sub>A</sub>	Temperature, Ambient	0		70	°C	
Vcc	Supply Voltage	4.5	5.0	5.5	V	
V <sub>SS</sub>	Supply Voltage	0	0	0	V	
VIL	Logic '0' Input Voltage 1	-0.5		0.8	V	
VIH	Logic '1' Input Voltage	2.2		V <sub>CC</sub> + 0.5	V	

NOTE:

1. Negative undershoot of up to 3.0 V is permitted once per cycle.

## DC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>1</sup>	МАХ	UNIT
I <sub>CC1</sub>	Operating Current <sup>2</sup>	t <sub>CYCLE</sub> = 17 ns		115	180	mA
I <sub>CC1</sub>	Operating Current <sup>2</sup>	t <sub>CYCLE</sub> = 20 ns		105	175	mA
I <sub>CC1</sub>	Operating Current <sup>2</sup>	t <sub>CYCLE</sub> = 25 ns		95	165	mA
I <sub>SB1</sub>	Standby Current	$\label{eq:eq:entropy_linear_state} \begin{split} \overline{E}_1 \geq V_{IH} \mbox{ or } E_2 \leq V_{IL} \\ t_{CYC} = min,  I_{OUT} = 0 \end{split}$		12	25	mA
I <sub>SB2</sub>	Standby Current	$\label{eq:eq:expansion} \begin{split} \overline{E}_1 \geq V_{CC} - 0.2 \ V \ or \ E_2 \leq 0.2 \ V, \\ t_{CYC} = min, \ I_{OUT} = 0 \end{split}$		0.5	2	mA
ILI	Input Leakage Current	$V_{IN} = 0 V$ to $V_{CC}$	-2		2	μA
Ilo	I/O Leakage Current	$V_{IN} = 0 V$ to $V_{CC}$	-2		2	μA
V <sub>OH</sub>	Output High Voltage	$I_{OH} = -4.0 \text{ mA}$	2.4			V
Vol	Output Low Voltage	I <sub>OL</sub> = 8.0 mA			0.4	V
V <sub>DR</sub>	Data Retention Voltage	$\overline{E}_1 \geq V_{CC} - 0.2 \ V$ and $E_2 \leq 0.2 \ V$	2		5.5	V
I <sub>DR</sub>	Data Retention Current	$V_{CC}$ = 3 V, $\overline{E}_1 \geq V_{CC} - 0.2$ V and $E_2 \leq 0.2$ V			500	μΑ

### NOTES:

1. Typical values at V<sub>CC</sub> = 5 V,  $T_A = 25^{\circ}C$ .

2. Icc is dependent upon output loading and cycle rates. Specified values are with outputs open.

# **AC TEST CONDITIONS**

PARAMETER	RATING		
Input Pulse Levels	Vss to 3 V		
Input Rise and Fall Times	5 ns		
Input and Output Timing Ref. Levels	1.5 V		
Output Load, Timing Tests	Figure 3		

# CAPACITANCE 1,2

PARAMETER	RATING			
C <sub>IN</sub> (Input Capacitance)	7 pF			
C <sub>DQ</sub> (I/O Capacitance)	8 pF			

#### NOTES:

1. Capacitances are maximum values at 25°C measured at 1.0 MHz with  $V_{Bias}$  = 0 V and  $V_{CC}$  = 5.0 V.

2. Sample tested only.

# DATA RETENTION TIMING

For data retention mode, either  $\overline{E}_1 \ge V_{CC} - 0.2$  V or  $E_2 \le 0.2$  V. The other control signals must be at valid CMOS levels ( $V_{CC} - 0.2$  V  $\le V_{IN} \le 0.2$  V). The address and data buses are 'Don't Care.'





Figure 3. Output Load Circuit





# AC ELECTRICAL CHARACTERISTICS<sup>1</sup> (Over Operating Range)

SYMBOL	DESCRIPTION		-17		-20		-25	
STMDOL		MIN	MAX	MIN	MAX	MIN	MAX	UNITS
READ CYCLE								
t <sub>RC</sub>	Read Cycle Timing	17		20		25		ns
t <sub>AA</sub>	Address Access Time		17		20		25	ns
t <sub>OH</sub>	Output Hold from Address Change	3		5		5		ns
t <sub>EA</sub>	Chip Enable to Valid Data		17		20		25	ns
t <sub>ELZ</sub>	Chip Enable to Output Active <sup>2,3</sup>	5		5		5		ns
tенz	Chip Disable to Output High-Z <sup>2,3</sup>		7		8		10	ns
t <sub>GA</sub>	G Low to Valid Data		6		7		8	ns
t <sub>GLZ</sub>	G Low to Output Active <sup>2,3</sup>	0		0		0		ns
t <sub>GHZ</sub>	G High to Output High-Z <sup>2,3</sup>		5		8		10	ns
t <sub>PU</sub>	Chip Enable to Power Up Time <sup>4</sup>	0		0		0		ns
t <sub>PD</sub>	Chip Disable to Power Down Time <sup>4</sup>		17		20		25	ns
	WRIT	E CYCLE						
t <sub>WC</sub>	Write Cycle Time	17		20		25		ns
t <sub>EW</sub>	Chip Enable to End of Write	12		13		15		ns
t <sub>AW</sub>	Address Valid to End of Write	12		13		15		ns
t <sub>AS</sub>	Address Setup	0		0		0		ns
t <sub>AH</sub>	Address Hold from End of Write	0		0		0		ns
t <sub>WP</sub>	W Pulse Width	12		13		15		ns
t <sub>DW</sub>	Input Data Setup Time	8		9		10		ns
t <sub>DH</sub>	Input Data Hold Time	0		0		0		ns
t <sub>WHZ</sub>	$\overline{W}$ Low to Output High-Z <sup>2,3</sup>	0	7	0	8	0	10	ns
t <sub>WLZ</sub>	$\overline{W}$ High to Output Active <sup>2,3</sup>	3		5		5		ns

NOTES:

1. AC Electrical Characteristics specified at 'AC Test Conditions' levels.

2. Active output to High-Z and High-Z to output active tests specified for a  $\pm$ 500 mV transition from steady state levels into the test load. C<sub>Load</sub> = 5 pF.

3. Sample tested only.

4. Guaranteed but not tested.

## TIMING DIAGRAMS – READ CYCLE

## Read Cycle No. 1

Chip is in Read Mode:  $\overline{W}$  and  $E_2$  are HIGH,  $\overline{E}_1$  and  $\overline{G}$  are LOW. Read cycle timing is referenced from when all addresses are stable until the first address transition. Crosshatched portion of Data Out implies that data lines are in the Low-Z state but the data is not guaranteed to be valid until tAA.

## Read Cycle No. 2

Chip is in Read Mode:  $\overline{W}$  is HIGH. Timing illustrated for the case when addresses are valid before  $\overline{E}_1$  and  $E_2$ are both active. Data Out is not specified to be valid until tEA or tGA, but may become valid as soon as tELZ or tGLZ. Outputs will transition directly from High-Z to Valid Data Out. Valid data will be present following tGA only if tEA timing is met.




Figure 5. Read Cycle No. 1




Figure 6. Read Cycle No. 2

## TIMING DIAGRAMS – WRITE CYCLE

Addresses must be stable during Write cycles. The outputs will remain in the High-Z state if  $\overline{W}$  is LOW when both  $\overline{E}_1$  and  $E_2$  are active. If  $\overline{G}$  is HIGH, the outputs will remain in the High-Z state. Although these examples illustrate timing with  $\overline{G}$  active, it is recommended that  $\overline{G}$  be held HIGH for all Write cycles. This will prevent outputs from becoming active, preventing bus contention, thereby reducing system noise.

## Write Cycle No. 1 (W Controlled)

Chip is selected:  $\overline{E}_1$  and  $\overline{G}$  are LOW,  $E_2$  is HIGH. Using only  $\overline{W}$  to control Write cycles may not offer the best performance since both t<sub>WHZ</sub> and t<sub>DW</sub> timing specifications must be met.

## Write Cycle No. 2 (E Controlled)

 $\overline{G}$  is LOW. DQ lines may transition to Low-Z if the falling edge of  $\overline{W}$  occurs after the falling edge of  $\overline{E}$ .




Figure 7. Write Cycle No. 1





Figure 8. Write Cycle No. 2

## PACKAGE DIAGRAM



32-pin, 400-mil SOJ

## **ORDERING INFORMATION**

